Abstract-The increasing number of interconnect layers that are needed in a CMOS process to meet the routing and power requirements of large digital circuits also yield significant advantages for analog applications. The reverse thickness scaling of the top metal layer can be exploited in the design of low-loss transmission lines. Coplanar transmission lines in the top metal layers take advantage of a low metal resistance and a large separation from the heavily doped silicon substrate. They are therefore fully compatible with current and future CMOS process technologies. To investigate the feasibility of extending CMOS designs beyond 10 GHz, a wide range of coplanar transmission lines are characterized. The effect of the substrate resistivity on coplanar wave propagation is explained. After achieving a record loss of 0.3 dB/mm at 50 GHz, coplanar lines are used in the design of distributed amplifiers and oscillators. They are the first to achieve higher than 10-GHz operating frequencies in a conventional CMOS technology.
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I. INTRODUCTION
T HERE is a tremendous interest in using CMOS technology for RF and microwave applications. However, typical epi-substrate with a low-resistivity bulk silicon, which is used to improve yield and suppress latch-up, causes significant highfrequency losses. The silicon substrate therefore appears to be a major limitation for the use of CMOS in multigigahertz applications. Nevertheless, the current trend of scaling metal technology alleviates this concern, as illustrated in Fig. 1 . While the bottom metal layers are scaled to smaller pitches to enable denser routing, the top metal layers are scaled to larger pitches and thicker lines to improve power handling and reduce loss for global routing [1] . The interlayer dielectric thickness is almost twice the metal thickness to minimize interlevel shorts and reduce capacitance. As a result, the top metal layers are situated further away from the silicon substrate, thus reducing the losses Approximate trend of distance to top metal for CMOS processes with three to six metal layers. The data from Intel [17] and Motorola [18] was extracted from the published back-end cross-sections. associated with the substrate. As shown in Fig. 2 , the distance between the top-level metal and the silicon substrate currently follows a trend of about 1.5 m per metal layer. The number of metal layers is expected to approach ten by the end of the decade.
Shaeffer [2] and Rudell [3] are two recent examples of impressive CMOS radio receiver circuits in the 1-2-GHz frequency range. However, the viability of high-speed interconnects in silicon technology has been questioned. Eisenstadt [4] , Hasegawa [5] , and Eo [6] report significant losses in the silicon substrate (used as a dielectric) and in the metal lines. Various solutions involving copper metallization, low-loss dielectrics, and high-resistivity substrates have been proposed to address these problems. Kim [7] and Ko [8] , for example, used a 10-m thick polyimide dielectric and a 4-m thick aluminum layer on 0018-9200/01$10.00 © 2001 IEEE top of the conventional metallization. Chuang [9] used a glass substrate and a 15-m air gap, and Sakai [10] used a 26-m thick benzocyclobutene (BCB) dielectric. Rheinfelder [11] used an 8000 cm silicon substrate, while Burghartz [12] used copper metallization and silicon substrates with resistivities of 10 and 1000 cm, as well as sapphire substrates. Viviani [13] combined a silicon-on-insulator structure with silicon substrates resistivities from 20 to 300 cm. One important factor that is often overlooked is that a low-resistivity substrate with a thin epi-layer is preferred to reduce latch-up and enhance yield [14] , [15] . Frei [16] recently demonstrated a modified substrate structure that simultaneously achieves high latch-up immunity and high -factor inductors. A buried low-resistivity layer was formed in a 10-cm substrate by implantation and diffusion followed by epitaxial growth. The induced eddy currents and losses are thereby limited to the thin buried layer. This technique looks promising, but the yield implication has not been studied. Hence, substrate resistivities in the 0.01 to 10 cm range need to be considered in order to make designs compatible with volume production technology.
The feasibility of using the top metal layer of a conventional CMOS technology for RF and microwave applications is first explored in Section II. An experiment to fabricate a wide range of coplanar transmission lines over a lossy silicon substrate is then described in Section III. Low-loss propagation is demonstrated by combining microstrip and coplanar transmission lines. Coplanar lines are then used in the design of a distributed amplifier and oscillator in Section IV.
II. TOP METAL LAYER FOR RF AND MICROWAVE APPLICATIONS
The continuous increase in number of metal layers is enabled by better interconnect planarization and via technology [17] - [20] . As the distance between the top metal layer and the silicon increases, the top level interconnect becomes quite feasible for transmission lines and passive components. In analog and RF circuits, the routing density is not as high as in digital circuits. All the metal layers are therefore not needed for routing. For example, the top level over an unpopulated area of the chip is commonly used to maximize the quality factor of a spiral inductor [21] . Similarly, the thick top-level metal can be used for coplanar transmission lines as illustrated in Fig. 3(a) . By using line widths on the order of the thickness of the dielectric, the electric field lines will only partially penetrate through the lossy substrate. Thus, the substrate losses are reduced and a large surface area of the metal lines is used for conduction. The severe impact of the skin effect can thereby be reduced significantly.
Another alternative is to use a microstrip line in the top and bottom metal layers as shown in Fig. 3(b) . This completely eliminates the field penetration through the substrate. However, this approach uses the first metal layer, which is expected to reduce in thickness as the technology scales. The skin effect would also limit the current to only one side of the top metal layer as shown. The coplanar line in Fig. 3(a) is therefore believed to be a more promising approach.
III. COPLANAR WAVEGUIDES IN CONVENTIONAL CMOS
An experiment was carried out to emulate the top-level metal of state-of-the-art and future silicon CMOS technologies [22] . LPCVD silicon dioxide was deposited on low-and high-resistivity (0.5 and 15 cm) silicon substrates. Thicknesses in the range 4-16 m were used. The oxide was removed from the backside to provide contact during wafer testing. Coplanar waveguides (CPW) were fabricated with 2-m thick aluminum metallization corresponding to the top layer metal in a state-of-the-art CMOS technology [17] . 5-mm long lines with a wide range of line widths and spacings were implemented (Fig. 4) . Although future interconnect schemes are likely to incorporate copper and low-permittivity dielectrics, aluminum and silicon dioxide have been used in this study since this technology is readily available and yields conservative results.
In this experiment, the effective coplanar transmission line permittivity is a combination of the air above the lines , the silicon dioxide , and the silicon substrate below the lines . In practice, the lines are mostly immersed in a silicon dioxide dielectric, and the spacings required to achieve various characteristic impedances for different line widths are given in Table I [23] . Maxwell simulations [24] and calculations using analytical formulas from Ghione [23] , [25] and Veyres [26] were also carried out. Narrow lines with large spacing over thick and high-resistivity substrate yield higher characteristic impedance than Table I , while wide lines with small spacing over thin and low-resistivity substrate yield lower characteristic impedance. A wide range of characteristic impedances were implemented in order to achieve close to 50-transmission lines for all the process splits.
The -parameters were measured with an HP8510C Network Analyzer and Cascade coplanar ground-signal-ground (G-S-G) probes. Reference open pads were used to subtract out the pad parasitics [4] . However, errors are inevitably introduced for short lines. As shown by Shih [27] , significant errors also occur when the line length approaches multiples of the half-wavelength . At these frequencies, two-port measurements yield a perfect match which is independent of the line impedance. It is therefore difficult to extract the intrinsic line characteristics. At 50 GHz, the half-wavelength in silicon dioxide is 1.5 mm. Given these constraints, two line lengths were implemented for each coplanar waveguide. A 5-mm long line provides accurate extraction at low to intermediate frequencies while a 0.75-mm long line provides accurate high-frequency extraction. By comparing the data for these two sets of lines, pad and -related errors can be minimized.
A. CPWs with Substrate Coupling
The -parameters for a wide range of line widths with the same target impedance are shown in Fig. 5 . The characteristic impedance is close to 50 , yielding a low return loss. The line loss is therefore approximately equal to as indicated. At 20 GHz, the line loss is in the range of 3-4 dB for all the 5-mm long lines. This corresponds to 0.6-0.8 dB/mm. which is about five times lower than that observed for signal lines in a typical digital power grid [28] . The technique of using only the top-level metal line for routing reduces the loss significantly. A wider line can be used for a given target characteristic impedance resulting in a lower series resistance. Notice that the 40-m wide line has the lowest loss below 10 GHz but the highest loss above 15 GHz. On the other hand, the 5-m wide line has the highest loss below 15 GHz, but the lowest loss above 40 GHz. It is clear that the series resistance of the line is not the only loss mechanism at high frequencies. The low-resistivity substrate cm has a significant effect even though an 8-m thick oxide is used. The coupling through the substrate is illustrated with a sketch of the electric field lines in Fig. 6 . It is more significant for a large line width or spacing compared to the oxide thickness . Although the narrow line with narrow spacing has higher series resistance, it has less coupling through the substrate which reduces the shunt loss at high frequencies. Notice also that the backside substrate plane (if coated with metal or connected to a package plane) is not effective at high frequencies. The thickness of the silicon substrate is typically large compared to the line spacing m . The electric field lines that penetrate into the substrate therefore terminate on the coplanar grounds.
A comparison between coplanar waveguides with different substrate resistivities provides more insight into the various loss mechanisms. For an accurate comparison, the line loss is separated from the impedance-dependent return loss using well-established techniques reported by Eisenstadt [4] , Shih [27] , and Yue [29] . The extracted line loss versus frequency for the two different substrates is shown in Fig. 7 . At 1 GHz, the line loss for the two substrates is the same because the loss is related to the series line resistance. Above 20 GHz, the lowest-resistivity substrate has higher loss as expected. However, in the range 1-20 GHz, the coplanar lines over the low-resistivity substrate have lower loss. This is intriguing because previous work has strived to obtain lower loss by using high-resistivity or dielectric substrates [7] - [13] . The extracted RLGC parameters at 5 GHz are shown in Table II (see RLGC equivalent circuit in Fig. 7) . Notice that the line inductance is similar for the two substrates. This indicates that the return current flows in the coplanar ground lines in both cases. The shunt components, however, are different. The low-resistivity substrate has a higher capacitance and a lower conductance. The shunt loss clearly causes the difference in the line loss at these frequencies. This can be explained by a substrate model incorporating both resistive and capacitive components [22] . The low-resistivity substrate provides a sufficiently low resistance path from the signal line to the adjacent ground lines up to 20 GHz. The high-resistivity substrate is neither a good capacitor nor a good resistor, resulting in higher loss. At frequencies above 20 GHz, the shunt path through the substrate is mainly capacitive. In this range, the high-resistivity substrate has lower resistive losses, and therefore lower overall loss. In the 0.5-cm substrate, the lateral resistance dominates over the capacitance in the frequency range of 1-20 GHz. The resulting electric field distribution does not change significantly with frequency. Hasegawa [5] and Shibata [30] refer to this propagation as the slow-wave mode. The inductance is a function of the lateral line separation while the capacitance is also a function of the distance to the substrate. The capacitance can therefore be made high by reducing the oxide thickness while maintaining a fixed line spacing, resulting in a very slow-wave propagation. More importantly, the use of the slow-wave propagation can result in low loss, as was also observed by Hasegawa [5] . This can be exploited in the design of a distributed amplifier, as will be shown in Section IV.
B. CPWs Without Substrate Coupling
In Sections I-II, a significant part of the high-frequency line losses could be attributed to the silicon substrate. To completely eliminate the substrate losses, wafers with a 0.5-m thick aluminum ground shield underneath the silicon dioxide were examined (Fig. 8) .
The extracted line parameters of the CPW line over the ground shield are shown in Table III. The other parameters  from Table II are also shown for reference. The extracted series resistance is higher for the aluminum shield. In addition, the inductance is much lower. The change in both resistance and inductance indicates that the return current flows mainly in the thin ground shield instead of the thick coplanar ground lines. At 5 GHz, the ground shield is clearly the lowest impedance return path. Notice that the shunt conductance is even smaller than for the 0.5-cm substrate, confirming that the silicon substrate contributes significantly to the line loss for the unshielded lines. The capacitance is the same as that of the 0.5-cm substrate, confirming that this substrate resistivity is sufficiently low to provide a low-resistance lateral connection. The signal loss versus frequency is shown in Fig. 9 . The apparent ripples in the line loss at about 13, 26, and 39 GHz are due to the extraction errors at multiples of the half-wavelength [27] . The ground shield with an 8-m thick oxide (5-metal layer emulation) results in a loss of 0.5 dB/mm at 50 GHz. This is similar to that achieved by Sakai [10] for a 16-m wide microstrip line over a 9-m thick silicon dioxide. Using a 16-m thick oxide to emulate a future technology enables the use of a wider line resulting in line losses as low as 0.3 dB/mm at 50 GHz. As shown in Fig. 9 , the combination of a thick oxide and metal shield enables the use of wider signal lines for a given characteristic impedance, resulting in lower loss than earlier silicon implementations. The transmission line loss in III-V compound semiconductors is lower due to the advantages of an even thicker semi-insulating substrate, allowing even wider lines for a given characteristic impedance [27] , [31] , [32] .
IV. AMPLIFIERS AND OSCILLATORS IN CONVENTIONAL CMOS
In a state-of-the-art CMOS technology, the parasitic I/O capacitance, including the electrostatic discharge protection circuitry, is typically in the range of 2-8 pF [33] . At high frequencies, the reactance associated with this large capacitance becomes comparable to the 50-characteristic impedance of the package and board interfaces. The impedance mismatch due to the parasitic capacitance causes significant reflection and severely limits the interchip signal bandwidth.
The bandwidth limitation due to the large parasitic capacitance can be overcome by using the principle of distributed amplification. An artificial transmission line that matches the target characteristic impedance can be implemented by combining the parasitic capacitance with low-loss inductors or transmission lines. Distributed amplification was first used in vacuum tubes by Ginzton [34] in 1948. The first monolithic implementation was demonstrated in gallium arsenide by Strid [35] in 1982. Agarwal [36] recently highlighted the inherent bandwidth advantages of distributed amplification with a 1-157-GHz design. CMOS implementations include the use of off-chip microstrip lines [37] , package inductance [38] , and silicon on sapphire transmissions lines [39] . To date, there are only two implementations in conventional bulk CMOS technology. Ballweber [40] uses on-chip spiral inductors, while our implementation [41] uses on-chip transmission lines. The detailed design with CMOS on-chip transmission lines is described in the following.
A. Distributed Amplifier Design
A five-segment distributed amplifier is illustrated in Fig. 10 . Instead of using a single n-FET transistor, the transistor is divided into five equal segments. The gate inputs and drain outputs are connected with transmission lines . The total transistor width is therefore the same as a lumped transistor with width . However, the impedance looking into the distributed amplifier ( in Fig. 10 ) is different. The device input capacitance is only one fifth and the effective characteristic impedance of the transmission line is
The intrinsic characteristic impedance of the line has to be greater than 50 in order for the loaded transmission line to match to an external 50-impedance. A simple derivation yields (2), which illustrates the required segment length to absorb a given device capacitance into a 50-artificial transmission line. is the propagation velocity of the unloaded line. As expected, the required segment length is directly proportional to the device capacitance. The required segment length is also a strong function of the characteristic impedance. The dependence on the unloaded line velocity may not seem relevant since the line velocity is usually determined by the dielectric constant, and, therefore, is not a design parameter. However, as was shown in Section III, it is possible to design slow-wave transmission lines over a silicon substrate. This reduces the required segment length, which reduces the design area and could also reduce the segment line loss.
The characteristic impedance of a coplanar waveguide increases with increasing line spacing (Table I) . However, the coupling to the substrate and therefore the loss is also a strong function of spacing. In order to decide on the line dimensions, (2) and the loss of a coplanar strip-line (CPS) are plotted versus line impedance in Fig. 11 . The loss is not a strong function of line impedance. Based on this data, the largest impedance (and spacing) should be used for the shortest segment length.
Both coplanar striplines (CPS, one adjacent ground) and coplanar waveguides (CPW, two adjacent grounds) were used in this study. Similar characteristics of loss versus frequency were observed. In the design of the distributed amplifier, coplanar striplines (CPS) were used as inductive elements [41] , because the area was limited and it required fewer pads. The distributed amplifier and oscillator were implemented in a 0.18-m CMOS technology with four AlCu metal layers. The substrate resistivity is 15 m cm. To be conservative, relatively small line widths (10 m) and spacings (10 m) were chosen for the 4.4-m thick oxide, as indicated in Fig. 11 .
A cross-section of the coplanar stripline is shown in Fig. 12 . Interdigitated n-wells and substrate taps were placed underneath the line in order to avoid a continuous lossy low-inductance return path. This, combined with a thinner M4 (1.1 m), would increase the impedance compared to the 72-test lines in Fig. 11 . A practical constraint was the limited area available. This set the maximum segment length to 0.5 mm for a five-segment design. The layout was therefore carefully optimized to reduce the parasitic capacitance below 0.1 pF. The area constraint was also the main reason for using coplanar striplines with one adjacent ground line instead of the coplanar waveguides with two adjacent ground lines.
To verify the transmission line design, the active devices were cut from the transmission lines with a focused ion beam. The measured characteristic impedances with and without the device loading are shown in Fig. 13 . The nominal 1.1-m thick M4 yields an impedance of about 73 in the frequency range 2-10 GHz. Below 2 GHz, the skin effect is reduced. The current spreads out to reduce the impedance which is dominated by the resistance. The apparent increase in characteristic impedance at frequencies approaching 15 GHz is due to the extraction error when the line length is one half of the wavelength, as pointed out in Section III. The half-wave frequency is about 17 GHz for the 3-mm long line with a velocity of 10 ps/mm.
The loaded line impedance for the 1.1-m thick M4 is 53 , which is close to the 50-target impedance. A process split to increase the top metal layer thickness to 2 m reduces the characteristic impedance slightly and results in an excellent impedance match to 50 for the loaded line.
A die micrograph of the 5-stage distributed amplifier is shown in Fig. 14 . The termination resistance is provided off-chip. The transistors were placed directly underneath the input line. The combination of the drain capacitance and the vertical drain routing is designed to match the gate capacitance, yielding matched delays along the input and output lines. The measured -parameters are shown in Fig. 15 . The input impedance match is excellent as expected from the results in Fig. 13 . The return loss is as low as 14 dB from dc to 18 GHz. The unity gain bandwidth is 23 GHz after input/output pad extraction. An ideal distributed amplifier would have a flat gain versus frequency behavior [35] , [36] . In our design, the gain degrades slowly with frequency. This is as expected from the nonideal transmission lines in this four-level metal technology. At higher frequencies, the field lines terminate closer to the edge of the coplanar lines [ Fig. 6(b) ], resulting in effectively narrower lines and therefore higher losses. The unity gain bandwidth degrades to 13 GHz without the input/output pad extraction. The two termination pads were connected to passive terminations that were not controlled by the network analyzer. The associated pad parasitics could therefore not be extracted. The large pad loss may be the reason for the small variation of unity gain bandwidth observed for the three different wafers. The pad loss could be reduced by layout optimization. Since the termination pads are known to be lossy, the unity gain-bandwidth product of 23 GHz is a conservative estimate of what can be achieved in a conventional 0.18-m CMOS technology with only four metal layers.
B. Distributed Oscillator Design
An oscillator is realized by connecting the output of the distributed amplifier back to the input, as illustrated in Fig. 16 . The oscillation that builds up experiences the transmission line delay plus the average of one gate delay around the loop. This is different from Divina's approach [42] , which uses both the forward and reverse traveling waves of the distributed amplifier to achieve a wide tuning range. The feedback connection is critical for the operation of the distributed oscillator. Ideally, it should have zero loss and zero delay. This can be achieved by routing the output line back to the input as shown in Fig. 17 . The outer drain line is now physically longer than the inner gate line. To match the line delays, the drain capacitance is designed to be slightly smaller than the gate capacitance. The oscillator is tested by connecting the bias terminal to a bias-T and the output terminal directly to a spectrum analyzer. Impedance conversion or buffering is not required because the distributed oscillator is already matched to the external 50-impedance. The measured operating frequency is 16.6 GHz, as shown in Fig. 18 . The 60-ps cycle time confirms that the loaded transmission line delay is 10ps/mm and the gate delay is approximately 5 ps. The second and third harmonics are clearly observable and there are no other spurs in the frequency range of 0.1-50 GHz. The fundamental 3.5 dBm and harmonics are lower than simulation predictions 4 dBm . The SPICE simulations were performed using device models from characterized silicon combined with interconnect models based on a characterized interconnect emulation [22] . The main discrepancy between measurement and simulation is due to the higher-than-expected pad loss that was not incorporated in the simulations.
A process split with various top metal layer thicknesses was implemented in order to reduce the line loss of the CPS. The thicker metal-4 results in only slightly smaller line loss (from 0.7 to 0.65 dB/mm at 17 GHz). This clearly confirms that the shunt substrate losses of the pads and the CPS are dominant. The increased metal thickness results in a slightly smaller substrate coupling which leads to a slight increase in the operating frequency (16.9 GHz, Fig. 19 ). The minor frequency increase for a 45% reduction in dc resistance (and 20% reduction in ac resistance due to skin effect) confirms that the transmission is determined by the LC time-of-flight and not the RC delay. This data is consistent with the small variation in gain observed between different samples for the distributed amplifier. Notice also that the ring oscillator has only two terminals, while the distributed amplifier has four. The pad losses are therefore reduced for the ring oscillator. The oscillation frequency of [16] [17] GHz for all the samples measured confirms that the unity gain bandwidth of the distributed oscillator is higher than that measured before input/output pad extraction (13 GHz) .
As shown by Hajimiri [43] , minimizing the transition times is essential to reducing the noise sensitivity. The use of nFETs only and 50-matched impedance enables fast rise and fall times. The measured phase noise is 110 dBc/Hz at 1-MHz offset. A comparison with other published data in CMOS technologies is shown in Fig. 20 . The phase noise is normalized with respect to carrier frequency and power consumption as suggested by Wagemans [46] . Compared with LC tank oscillators a significantly higher oscillation frequency is achieved by distributed amplification. Furthermore, this implementation does not use any special bondwires or substrates to reduce the loss of the inductive component.
V. CONCLUSION
Earlier work on transmission lines in silicon technology has focused on technology improvements such as using a high-resistivity substrate and a thick low-loss dielectric. Although impressive characteristics have been demonstrated, these changes are incompatible with a conventional CMOS technology. This work establishes a baseline for the characteristics that can be achieved in a conventional CMOS technology. An experiment to fabricate a wide range of coplanar transmission lines over a lossy silicon substrate is described. The effect of the substrate resistivity on wave propagation is explained, and a low loss of 0.3 dB/mm at 50 GHz is achieved. Coplanar lines are used in the design of distributed amplifiers and oscillators which are the first set of circuits to achieve higher than 10-GHz operating frequencies in a conventional CMOS technology. As the top metal layers are scaled thicker and wider, transmission lines may be exploited in future applications.
